Resource usage, clock speed, chip area, latency

Filter Design HDL Coder™ provides filter optimization options to improve speed or area of the hardware implementation of the generated HDL code. The default filter implementation is a fully parallel architecture with multipliers included. Use these optimizations to modify the implementation of your filter in HDL:


hdlfilterdainfoDistributed arithmetic information for filter architectures
hdlfilterserialinfoSerial partition information for filter architectures


Optimization Properties Optimize speed or area of generated HDL code


Speed vs. Area Tradeoffs

How to specify parallel, serial, partly serial, and cascade architectures for filters; optimization tradeoffs resulting from these choices

Distributed Arithmetic for FIR Filters

Using distributed arithmetic to achieve efficient multiply-accumulate circuitry for FIR filters

Architecture Options for Cascaded Filters

Describes architecture options for cascaded filters: serial, distributed arithmetic, and parallel

CSD Optimizations for Coefficient Multipliers

Using canonical signed digit (CSD) or factored CSD techniques to optimize multiplier operations

Improving Filter Performance with Pipelining

How to optimize your generated filter code for speed by generating pipeline registers

Overall HDL Filter Code Optimization

Global optimization and how to handle numeric differences between optimized HDL code and the original design.

Optimized FIR Filter

Design an optimized FIR filter, generate Verilog code for the filter, and verify the Verilog code with a generated test bench.

Was this topic helpful?