This is machine translation

Translated by Microsoft
Mouseover text to see original. Click the button below to return to the English version of the page.

Note: This page has been translated by MathWorks. Click here to see
To view all translated materials including this page, select Country from the country navigator on the bottom of this page.

HDL Verifier

Verify VHDL and Verilog using HDL simulators and FPGA-in-the-loop test benches

HDL Verifier™ automatically generates test benches for Verilog® and VHDL® design verification. You can use MATLAB® or Simulink® to directly stimulate your design and then analyze its response using HDL cosimulation or FPGA-in-the-loop with Xilinx® and Altera® FPGA boards. This approach eliminates the need to author standalone Verilog or VHDL test benches.

HDL Verifier also generates components that reuse MATLAB and Simulink models natively in simulators from Cadence®, Mentor Graphics®, and Synopsys®. These components can be used as verification checker models or as stimuli in more complex test-bench environments such as those that use the Universal Verification Methodology (UVM).

Getting Started

Learn the basics of HDL Verifier

Verification with Cosimulation

Cosimulation between HDL simulators and MATLAB and Simulink

Verification with FPGA Hardware

Connect an FPGA board with MATLAB and Simulink for verification and debug of hardware designs.

Transaction Level Model Generation

Generation of SystemC TLM virtual prototypes

SystemVerilog DPI-C Component Generation

Generation of SystemVerilog direct programming interface (DPI) components

Supported Hardware

Support for third-party hardware, such as Xilinx, Intel®, and Microsemi® FPGA boards

Was this topic helpful?