This is machine translation

Translated by Microsoft
Mouseover text to see original. Click the button below to return to the English version of the page.

Note: This page has been translated by MathWorks. Click here to see
To view all translated materials including this page, select Country from the country navigator on the bottom of this page.

Bit Reduce

AND, OR, or XOR bit reduction on all input signal bits to single bit


HDL Coder / HDL Operations


The Bit Reduce block performs a selected bit-reduction operation (AND, OR, or XOR) on all the bits of the input signal, for a single-bit result.


Reduction Mode

Specifies the reduction operation:

  • AND (default): Perform a bitwise AND reduction of the input signal.

  • OR: Perform a bitwise OR reduction of the input signal.

  • XOR: Perform a bitwise XOR reduction of the input signal.


The block has the following ports:

  • Supported data types: Fixed-point, integer (signed or unsigned), Boolean

  • Minimum bit width: 2

  • Maximum bit width: 128


Supported data type: ufix1

Introduced in R2014a