I used simulink design verifier to check my state machine model. And some dead logics are detected.
Red line is dead logic, data type of input1 and input2 are int16.
Simulink Design Verifier explain that some conditions can only be true or unreadchable such as following.
Could you please explain to me??