2answers
0 votes
1answer
0 votes
1answer
0 votes

Image Processing .m Code to HDL CODE

Asked by Amal

Amal (view profile)

on 28 Feb 2012
Latest activity Commented on by krishna amar

krishna amar (view profile)

on 5 Feb 2015 at 9:24
Products
2answers
0 votes

Matlab to RTL - Block RAM Enable

Asked by Arun

Arun (view profile)

on 30 Nov 2014
Latest activity Commented on by krishna amar

krishna amar (view profile)

on 5 Feb 2015 at 8:56
Products
2answers
0 votes
1answer
0 votes

how to back annotate for hdl code

Asked by Doyun Kim

Doyun Kim (view profile)

on 23 Jan 2015
Latest activity Edited by Tim McBrayer

Tim McBrayer (view profile)

on 26 Jan 2015
Products
1answer
0 votes

HDL coder error: Conversion to HDL

Asked by Navya Mohan

Navya Mohan (view profile)

on 21 Jan 2015
Latest activity Answered by Tim McBrayer

Tim McBrayer (view profile)

on 21 Jan 2015
Products
1answer
0 votes
1answer
0 votes

2014b and HDL Coder

Asked by Alexey

Alexey (view profile)

on 10 Dec 2014
Latest activity Commented on by Wang Chen

Wang Chen (view profile)

on 15 Jan 2015
Products
1answer
0 votes
1answer
0 votes

HDL Coder - Fixed-Point Conversion

Asked by Sam

Sam (view profile)

on 17 Dec 2014
Latest activity Commented on by Sam

Sam (view profile)

on 17 Dec 2014
Products
3answers
0 votes
0answers
0 votes

Potential Bugs in R2014b HDL Coder ('hdlcoder_slsysgen')

Asked by Vincent

Vincent (view profile)

on 16 Nov 2014
Latest activity Commented on by Yongfeng

Yongfeng (view profile)

on 9 Dec 2014
Products
1answer
0 votes
3answers
0 votes

how to generate an "inout" port by Simulink HDL coder?

Asked by Zero Zen

Zero Zen (view profile)

on 14 Mar 2011
Latest activity Answered by Kiran Kintali

Kiran Kintali (view profile)

on 5 Dec 2014
Products
0answers
0 votes

HDL Coder RAM generation for an array

Asked by Arun

Arun (view profile)

on 2 Dec 2014
Tags
Products
1answer
0 votes

Error with HDL Coder ( size array )

Asked by thang

thang (view profile)

on 27 Nov 2014
Latest activity Commented on by thang

thang (view profile)

on 2 Dec 2014
Tags
8answers
0 votes

HDL FFT Optimized. Valid Out always high

Asked by Lennart

Lennart (view profile)

on 13 Oct 2014
Latest activity Answered by Alireza

Alireza (view profile)

on 19 Nov 2014
Products
1answer
0 votes
1answer
0 votes

Function 'inv' is not supported in HDL coder.

Asked by jiten tandel

jiten tandel (view profile)

on 10 Nov 2014
Latest activity Answered by Tim McBrayer

Tim McBrayer (view profile)

on 10 Nov 2014
Tags
Products
2answers
0 votes
0answers
0 votes
1answer
0 votes

connecting BPSK modulator to DAC

Asked by faisal sani

faisal sani (view profile)

on 25 Oct 2014
Latest activity Commented on by faisal sani

faisal sani (view profile)

on 27 Oct 2014
Products
1answer
0 votes

Problem with simulink and HDL coder

Asked by Jose Gomez

Jose Gomez (view profile)

on 20 Oct 2014
Latest activity Answered by Tim McBrayer

Tim McBrayer (view profile)

on 20 Oct 2014
1answer
0 votes

Error with HDL Coder

Asked by sabrina

sabrina (view profile)

on 25 Sep 2014
Latest activity Edited by Tim McBrayer

Tim McBrayer (view profile)

on 15 Oct 2014
Products
1answer
0 votes

implement a circuit in m.file

Asked by mohammad

mohammad (view profile)

on 14 Oct 2014
Latest activity Answered by Tim McBrayer

Tim McBrayer (view profile)

on 14 Oct 2014
Products
1answer
0 votes

Interfacing BPSK modulator to SPI DA converter

Asked by faisal sani

faisal sani (view profile)

on 1 Sep 2014
Latest activity Commented on by faisal sani

faisal sani (view profile)

on 14 Oct 2014
Products
2answers
0 votes

Subscripting into an empty matrix is not supported using For Loop and if Statement

Asked by Tamer

Tamer (view profile)

on 30 Sep 2014
Latest activity Edited by Andrei Bobrov

Andrei Bobrov (view profile)

on 30 Sep 2014
Products
2answers
1 vote

Generating a loop in VHDL using Simulink HDL Coder

Asked by BabuLal

BabuLal (view profile)

on 6 Apr 2011
Latest activity Commented on by Tim McBrayer

Tim McBrayer (view profile)

on 24 Sep 2014
Products
2answers
0 votes

No of Pipeline Stages in Verilog coming from an m file (or latency)

Asked by Arun

Arun (view profile)

on 12 Sep 2014
Latest activity Answered by Tim McBrayer

Tim McBrayer (view profile)

on 16 Sep 2014
Tags
Products
1answer
0 votes

error generating VHDL code using HDL coder

Asked by Anuradha

Anuradha (view profile)

on 14 Sep 2014
Latest activity Answered by Tim McBrayer

Tim McBrayer (view profile)

on 15 Sep 2014
Tags
Products
1answer
0 votes

HDL Resource Untilization does not match Synthsis Ouput

Asked by Arun

Arun (view profile)

on 12 Sep 2014
Latest activity Answered by Tim McBrayer

Tim McBrayer (view profile)

on 12 Sep 2014
Tags
Products

Contact us