Sudeepa Prakash, MathWorks
Learn how you can increase the productivity of your FPGA and ASIC verification process by exporting MATLAB and Simulink models into your SystemVerilog environment at this webinar.
Using HDL Verifier, with Embedded Coder, you can export a Simulink subsystem as a SystemVerilog component, with a Direct Programming Interface (DPI) for behavioral simulation. You can model and export algorithms, components, environment models and data sources using this technology.
With this workflow you can:
About the Presenter
Sudeepa Prakash is product marketing manager for HDL code generation and verification products at MathWorks. Prior to joining MathWorks, she was an embedded software engineer at Johnson Controls Inc. Sudeepa has also worked with scientists at LRDE in India on digital modules for radar systems using HDL code generation. She has a master’s degree in computer science from the University of Wisconsin- Milwaukee and a bachelor’s in electronics and communications from Visvesvaraya Technological University
Recorded: 19 Aug 2014