No BSD License  

Highlights from
Sigma-Delta ADC, From Behavioral Model to Verilog and VHDL

image thumbnail
from Sigma-Delta ADC, From Behavioral Model to Verilog and VHDL by Ali Behboodian
Model-Based Design of a Sigma-Delta ADC, from behavioral model to VHDL code.

y=bin2sbin(x) 
function y=bin2sbin(x)

    y = ones(1,length(x));

    for index =1:length(x)
    
        if x(index)=='0'
            y(index)=-1;
        end
        
    end

Contact us