Community Profile

photo

Peter


Last seen: 7 months ago Active since 2016

Followers: 0   Following: 0

Message

FPGA developer

Statistics

  • Scavenger Finisher

View badges

Feeds

View by

Question


Xilinx System Generator asymmetric FIFO
Hello! Give me a way how to make asymmetric FIFO (defferent input and output data width) in Xilinx System Generator? Thank you...

8 years ago | 0 answers | 0

0

answers

Question


KC705 and FMCOMMS1 RevB/C + SDR Simulink(Matlab)
Hello, Please point me to any reference design for SDR Simulink on KC705 + FMCOMM1. I found description for ZC706 + FMCOMMS1 R...

8 years ago | 0 answers | 0

0

answers