Peter
Followers: 0 Following: 0
FPGA developer
Statistics
2 Questions
0 Answers
RANK
164,459
of 290,180
REPUTATION
0
CONTRIBUTIONS
2 Questions
0 Answers
ANSWER ACCEPTANCE
0.0%
VOTES RECEIVED
0
RANK
of 19,674
REPUTATION
N/A
AVERAGE RATING
0.00
CONTRIBUTIONS
0 Files
DOWNLOADS
0
ALL TIME DOWNLOADS
0
RANK
of 144,679
CONTRIBUTIONS
0 Problems
0 Solutions
SCORE
0
NUMBER OF BADGES
0
CONTRIBUTIONS
0 Posts
CONTRIBUTIONS
0 Public Channels
AVERAGE RATING
CONTRIBUTIONS
0 Highlights
AVERAGE NO. OF LIKES
Feeds
Question
Xilinx System Generator asymmetric FIFO
Hello! Give me a way how to make asymmetric FIFO (defferent input and output data width) in Xilinx System Generator? Thank you...
8 years ago | 0 answers | 0
0
answersQuestion
KC705 and FMCOMMS1 RevB/C + SDR Simulink(Matlab)
Hello, Please point me to any reference design for SDR Simulink on KC705 + FMCOMM1. I found description for ZC706 + FMCOMMS1 R...
8 years ago | 0 answers | 0