ip core generation stuck at hdl code generation step

8 views (last 30 days)
i have to convert function to ip using hdl coder but while converting it stuck at HDL code generation
1.the ouput Q port has 12*12 matrix, so in HDL code genetaion i have enabled frame to sample conversion
still am facing issues but i opted Generic ASIC/FPGA it generated a .v (verilog) file
could please help me out where am going wrong or do i have enable any other things

Answers (1)

Kiran Kintali
Kiran Kintali on 15 May 2023
Would you be able to share the MATLAB Code and the Project file?
Please reach out to tech support for help.
  11 Comments
Prashanthi Pathipati
Prashanthi Pathipati on 31 Jul 2023
Edited: Prashanthi Pathipati on 31 Jul 2023
the problem of generating 2-D matrix as output not relsoved,so i have decided them not include them in output and i have generated an IP with axi interface.
the problem am facing when i export the IP to vivado
1.In simulation part am able to observe the desirble output values but its not synthesizable .
2.when i observed the verilog code ,the whole code is in initial block ,as in verilog initial block is ignored in synthesis
i have changed initial block to always block and sensitive list as clock still no use.
would please suggest me a way to work on this problem like how t make the ip systhesizable or the code as systhesizable.

Sign in to comment.

Products


Release

R2023a

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!