XILINXBRAM - Xilinx FPGA Block RAM Init
Matlab code for Xilinx FPGA (Spartan, Virtex) 18k block RAM declaration using VHDL or Verilog
You are now following this Submission
- You will see updates in your followed content feed
- You may receive emails, depending on your communication preferences
Use xilinxbram.m and xilinxbraminit.m functions to generate VHDL or Verilog fraction of code to initialize Xilinx FPGA (Spartan, Virtex) 18k block RAM.
Recent revision is also available here: http://radio.feld.cvut.cz/personal/matejka/wiki/doku.php?id=root:en:projects
Cite As
Stepan Matejka (2026). XILINXBRAM - Xilinx FPGA Block RAM Init (https://www.mathworks.com/matlabcentral/fileexchange/26654-xilinxbram-xilinx-fpga-block-ram-init), MATLAB Central File Exchange. Retrieved .
General Information
- Version 1.0.0.0 (18.7 KB)
MATLAB Release Compatibility
- Compatible with any release
Platform Compatibility
- Windows
- macOS
- Linux
| Version | Published | Release Notes | Action |
|---|---|---|---|
| 1.0.0.0 |
