Main Content

AXI4-Register IIO Write (HOST)

Write data to memory-mapped registers from a simulation model

Since R2020b

Add-On Required: This feature requires the SoC Blockset Support Package for Xilinx Devices add-on.

  • AXI4-Register IIO Write icon

SoC Blockset Support Package for Xilinx Devices / Common / Host I/O


The AXI4-Register IIO Write (HOST) block writes data to memory-mapped registers in the programmable logic of the connected Xilinx® SoC device from a running Simulink® model on the host computer. This block enables low-latency high-throughput data transmission between your simulation model and the FPGA registers on the SoC device.

The AXI4-Stream IIO Write (HOST) block sends data on the host computer to the register in the IP core on the SoC device. This block uses the Industrial I/O (IIO) library driver to create a network server daemon on the SoC device and host computer to pass the data between the host computer running the simulated portion of the model. This diagram shows the connection between the HDL Coder™ generated IP core, memory-mapped register, and communication bridge to the running Simulink model.

AXI4-Register IIO Write (HOST) diagram



expand all

This port accepts an N-by-1 vector written to memory in the DMA buffer transfer.

Data Types: single | double | int8 | int16 | int32 | int64 | uint8 | uint16 | uint32 | uint64 | ufix64 | ufix128


expand all

Enter the name and channel of the IP core device on the FPGA as a colon-separated list. If you are using HDL Coder to generate the IP core, HDL Coder maps the IP core to mwipcore0 and uses channel mm2s0.

Enter the offset of the register from the base address of the IP core on the device. The block writes data to this register. Use the hex2dec function when you specify the address offset using a hexadecimal number character vector.


If you use HDL Coder to generate the IP core, you can get the value of the address offset from the “Register Address Mapping” section of Custom IP Core Report (HDL Coder). For more information, see Register Address Mapping (HDL Coder).

Enter the network address of the connected SoC device.


When connected to a board, this block writes data directly to the board. When used in a simulation environment, clear this parameter to enable simulation without error due to lack of IIO connection. When cleared, the data displayed in the data output port does not reflect actual data.


  • To get a list of available IIO device names and channels, open a terminal to the Xilinx device, and execute this command: iio_info.

    command line info from iio_info

Version History

Introduced in R2020b