How to add a custom parameter in the generated module with HDL Coder,simulink?
1 view (last 30 days)
I want to design an uart_tx module, which has two parameters clk_frequency and Baud_rate.
In verilog, the correct code is as below:
parameter CLK_FRE = 50, //clock frequency(Mhz)
parameter BAUD_RATE = 115200 //serial baud rate
So, which block can generate it? Thanks.