Internal error in Simulink Design Verifier back end

12 views (last 30 days)
alessandro bacciottini
alessandro bacciottini on 26 Oct 2018
Answered: madhan ravi on 26 Oct 2018
I have an unexpected internal error in Simulink Design Verifier, with Matlab r2018a, as below: "An unexpected internal error occured in Simulink Design Verifier.If you can reproduce this problem, please report it to Mathworks by copying this log contents and including the .dvo file contained in the directory: <path>". What can I do?

Sign in to answer this question.

Answers (1)

madhan ravi
madhan ravi on 26 Oct 2018
As it states send the error log to the Matheorks support team by clicking Contact Us button on this page . They will guide you further.

Categories

Find more on Modeling in Help Center and File Exchange

Tags

Products


Release

R2018a

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!