The g m /I D Methodology, a Sizing Tool for Low-Voltage Analog CMOS Circuits: The Semi-Empirical and Compact Model Approaches
Paul G. A. Jespers, Université Catholique de Louvain
Springer International Publishing, 2010
ISBN: 978-0-387-47100-6;
Language: English
Written for beginners as well as professionals, this book provides a methodology for fixing currents and transistor widths of CMOS analog circuits to meet specifications such as gain-bandwidth while optimizing attributes such as low power and small area. Special attention is given to low-voltage circuits. Topics covered include sizing the intrinsic gain stage, graphical interpretation of the charge sheet model, compact modeling, and the real intrinsic gain stage. This text is also available as an e-book (ISBN 978-0-387-47101-3).
A chapter on MATLAB is included in an appendix.
Select a Web Site
Choose a web site to get translated content where available and see local events and offers. Based on your location, we recommend that you select: .
You can also select a web site from the following list
How to Get Best Site Performance
Select the China site (in Chinese or English) for best site performance. Other MathWorks country sites are not optimized for visits from your location.
Americas
- América Latina (Español)
- Canada (English)
- United States (English)
Europe
- Belgium (English)
- Denmark (English)
- Deutschland (Deutsch)
- España (Español)
- Finland (English)
- France (Français)
- Ireland (English)
- Italia (Italiano)
- Luxembourg (English)
- Netherlands (English)
- Norway (English)
- Österreich (Deutsch)
- Portugal (English)
- Sweden (English)
- Switzerland
- United Kingdom (English)