Custom Reference Design, Part 4: Deploying to the FPGA

Deploying your design to an FPGA requires mapping the inputs and outputs of your design to FPGA pins, AXI registers, or other FPGA blocks. After the reference design information has been created and registered with MATLAB®, you can generate RTL code and an IP core for your subsystem to plug into the reference design. Learn how to do so by:

  • Setting up your MATLAB search path
  • Using this reference design and board in the HDL Coder™ IP core generation workflow
  • Generating HDL to target the reference design
  • Integrating the IP core into the reference design using the reports and files created

Published: 4 May 2018

Related Products

Feedback

Up Next:

This is part two of a two-part series on this feature, showing how to use clock rate pipelining with other HDL Coder optimizations to trade off speed versus resource usage.

HDL Coder Clock Rate Pipelining, Part 2: Optimization

Related Videos:

Clock rate pipelining, introduced in HDL Coder R2014b, inserts new pipeline stages that are clocked at the faster FPGA clock rate. This is part one of a two-part series on this feature, introducing the feature and basic concepts.

HDL Coder Clock Rate Pipelining, Part 1: Introduction

Perform FPGA-based verification with custom boards using MATLAB and Simulink as test benches.Figures based on or adapted from figures and text owned by Xilinx, Inc. and used with permission. Copyright 2013 Xilinx, Inc.

Using Custom Boards for FPGA-in-the-Loop Verification

This session demonstrates how recent developments in MATLAB and Simulink reduce the cost of developing FPGA and ASIC applications, through strong integration with conventional EDA workflows.

Design and Verification of FPGA and ASIC Applications

Use the Computer Vision Toolbox Support Package for Xilinx Zynq based hardware to prototype a Vision HDL Toolbox corner detection design on an FPGA development board.

Targeting a Corner Detection Design to FPGA Hardware

View more related videos