HDL simulinks coder error
Show older comments
Dear Tim McBrayer,
When I tried to convert my Simulink file to VHDL code and I used HDL Workflow Advisor, but in step 3.2: Generate RTL Code and Testbench , i have an error:
Error due to multiple causes.
Failed Generated HDL code.
Don't have any informations for me to solve this problems
Please help me!
Thankyou very much!
Best Regard.
Accepted Answer
Tim McBrayer
on 23 Apr 2012
0 votes
There's no information to respond to here. Sorry, but there's nothing useful I can add.
More Answers (0)
Categories
Find more on AMD FPGA and SoC Devices in Help Center and File Exchange
Products
on 18 Apr 2012
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!
