HDL Coder Clock Rate Pipelining, Part 2: Optimization