Dr. Kaputa

Last seen: 2 months ago | Active since 2017

Followers: 0 Following: 0

Message

Statistics

Feeds

Submitted

Zynq Vivado Reference Design for Simulink
This code base contains a Vivado reference design that integrates with the Simulink HDL Coder build engine.

8 months ago | 5 downloads |

Submitted

Sobel Filter for HDL Coder
This Simulink model demonstrates how to perform a Sobel filter on an input image. The convolution kernel can easily be converte...

8 months ago | 1 download |

Submitted

Stereo Rectification and Undistortion Simulink Model
Real Time Stereo Rectification and Undistortion Model

8 months ago | 1 download |

Submitted

Update Device Tree
This code base instructs the user how to recompile their Zynq SoC device tree in order to enable the linux user space VDMA drive...

8 months ago | 2 downloads |

Submitted

Matlab Zynq Server
This code base implements a server on a Xilinx Zynq FPGA SoC which is capable of communicating with a host PC.

8 months ago | 1 download |

Submitted

User Space VDMA Driver
User space VDMA driver that connects linux to the programmable logic portion of a Zynq SoC via a VDMA link.

8 months ago | 2 downloads |

Submitted

Matlab Virtual Camera
This code base will allow one to communicate with a Xilinx Zynq FPGA SoC in order to prototype image processing algorithms witho...

8 months ago | 2 downloads |

Submitted

Virtual Camera Vivado Project
This code base will compile the necessary .bit file that is required to run the Mathworks Virtual Camera on the Snickerdoodle Zy...

8 months ago | 3 downloads |

Submitted

Frame-Based Sobel Filter for HDL Coder
This Simulink model demonstrates how to perform a frame-based Sobel filter on an input image and allows one to convert to HDL vi...

8 months ago | 6 downloads |

Submitted

Mathworks Unity Link
This project allows one to connect to the popular Unity graphics engine with either Matlab or Simulink.

3 years ago | 2 downloads |

Submitted

Mag and Theta with HDL Coder
Computes the magnitude and theta of an image and targets an FPGA SoC with the use of HDL Coder.

3 years ago | 1 download |

Submitted

RGB Filter for HDL Coder
This model performs a basic red, green, blue [RGB] filter on an input AXI video stream to filter out the components based on a s...

3 years ago | 1 download |