MathWorks - Mobile View
  • Sign In to Your MathWorks AccountSign In to Your MathWorks Account
  • Access your MathWorks Account
    • My Account
    • My Community Profile
    • Link License
    • Sign Out
  • Products
  • Solutions
  • Academia
  • Support
  • Community
  • Events
  • Get MATLAB
MathWorks
  • Products
  • Solutions
  • Academia
  • Support
  • Community
  • Events
  • Get MATLAB
  • Sign In to Your MathWorks AccountSign In to Your MathWorks Account
  • Access your MathWorks Account
    • My Account
    • My Community Profile
    • Link License
    • Sign Out

Videos and Webinars

  • MathWorks
  • Videos
  • Videos Home
  • Search
  • Videos Home
  • Search
  • Contact sales
  • Trial software
  Register to watch video
  • Description
  • Full Transcript
  • Related Resources

Generate Floating-Point HDL for FPGA and ASIC Hardware

Jack Erickson, MathWorks

Quantizing floating-point algorithms to fixed-point for efficient FPGA or ASIC implementation requires many steps and numerical considerations. Converging on the right balance between arithmetic precision and hardware resource usage is an iterative process between algorithm and hardware design. The process becomes more difficult when it requires a high-precision or high-dynamic range.

To simplify this process, HDL Coder™ can generate target-independent synthesizable VHDL® or Verilog® from single-, double-, or half-precision floating-point algorithms for FPGA or ASIC deployment. This overview shows how to generate floating-point FPGA and ASIC hardware, including:

  • How to identify algorithms that might benefit from staying in floating-point
  • What types of operations HDL Coder native floating-point code generation supports
  • How to mix fixed- and floating-point implementation in the same design using Fixed-Point Designer™
  • How to control latency and sharing optimizations for native floating-point code generation to meet your FPGA or ASIC implementation goals

Related Products

  • HDL Coder
  • Fixed-Point Designer

Learn More

Learn more about HDL Coder pipeline insertion and oversampling
Learn how DEMCON reduced their FPGA development time using HDL Coder native floating-point
Related Information
Request a Free Trial

Feedback

Featured Product

HDL Coder

  • Request Trial
  • Get Pricing

Up Next:

23:50
Using Xilinx System Generator for DSP with Simulink and HDL...

Related Videos:

8:56
Rapid Prototyping Using HDL Coder (Highlights)
5:36
HDL Coder Clock Rate Pipelining, Part 2: Optimization
1:55
What Is HDL Coder?
4:48
HDL Coder Clock Rate Pipelining, Part 1: Introduction

View more related videos

MathWorks - Domain Selector

Select a Web Site

Choose a web site to get translated content where available and see local events and offers. Based on your location, we recommend that you select: .

Select web site

You can also select a web site from the following list:

How to Get Best Site Performance

Select the China site (in Chinese or English) for best site performance. Other MathWorks country sites are not optimized for visits from your location.

Americas

  • América Latina (Español)
  • Canada (English)
  • United States (English)

Europe

  • Belgium (English)
  • Denmark (English)
  • Deutschland (Deutsch)
  • España (Español)
  • Finland (English)
  • France (Français)
  • Ireland (English)
  • Italia (Italiano)
  • Luxembourg (English)
  • Netherlands (English)
  • Norway (English)
  • Österreich (Deutsch)
  • Portugal (English)
  • Sweden (English)
  • Switzerland
    • Deutsch
    • English
    • Français
  • United Kingdom (English)

Asia Pacific

  • Australia (English)
  • India (English)
  • New Zealand (English)
  • 中国
    • 简体中文Chinese
    • English
  • 日本Japanese (日本語)
  • 한국Korean (한국어)

Contact your local office

  • Contact sales
  • Trial software

Explore Products

  • MATLAB
  • Simulink
  • Student Software
  • Hardware Support
  • File Exchange

Try or Buy

  • Downloads
  • Trial Software
  • Contact Sales
  • Pricing and Licensing
  • How to Buy

Learn to Use

  • Documentation
  • Tutorials
  • Examples
  • Videos and Webinars
  • Training

Get Support

  • Installation Help
  • Answers
  • Consulting
  • License Center
  • Contact Support

About MathWorks

  • Careers
  • Newsroom
  • Social Mission
  • Contact Sales
  • About MathWorks

MathWorks

Accelerating the pace of engineering and science

MathWorks is the leading developer of mathematical computing software for engineers and scientists.

Discover…

  • Select a Web Site United States
  • Patents
  • Trademarks
  • Privacy Policy
  • Preventing Piracy
  • Application Status

© 1994-2021 The MathWorks, Inc.

  • Facebook
  • Twitter
  • Instagram
  • YouTube
  • LinkedIn
  • RSS

Join the conversation